

## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addiese: COMMISSIONER FOR PATENTS PO Box 1450 Alexandra, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/666,892	09/17/2003	Hong-Yi Hubert Chen	MP0393	9088	
26703 HARNESS DI	7590 11/03/200 ICKEY & PIERCE P.L	EXAM	EXAMINER		
5445 CORPORATE DRIVE			PATEL, HETUL B		
SUITE 200 TROY, MI 480	098		ART UNIT	PAPER NUMBER	
			2186		
			MAIL DATE	DELIVERY MODE	
			11/03/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

## Advisory Action Before the Filing of an Appeal Brief

Application No.		Applicant(s)		
	10/666,892	CHEN ET AL.		
	Examiner	Art Unit		
	HETUL PATEL	2186		

	HETUL PATEL	2186				
The MAILING DATE of this communication appe	ars on the cover sheet with the o	correspondence add	ress			
THE REPLY FILED 15 October 2008 FAILS TO PLACE THIS A	APPLICATION IN CONDITION FOR	R ALLOWANCE.				
The reply was filed after a final rejection, but prior to or on application, applicant must timely file one of the following application in condition for allowance; (2) a Notice of App for Continued Examination (RCE) in compliance with 37 C periods:     The period for reply expires	replies: (1) an amendment, affidavi eal (with appeal fee) in compliance CFR 1.114. The reply must be filed	t, or other evidence, w with 37 CFR 41.31; or	vhich places the r (3) a Request			
b) A The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire la Examiner Note: If box 1 is checked, check either box (a) or ( MONTHS OF THE FINAL REJECTION. See MFEP 706.07?	dvisory Action, or (2) the date set forth ater than SIX MONTHS from the mailing b). ONLY CHECK BOX (b) WHEN THE f).	date of the final rejection FIRST REPLY WAS FI	on. LED WITHIN TWO			
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of ext under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the set forth in (b) above, if checked: Any reply neceived by the Office later may reduce any earned patient term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	ension and the corresponding amount of thortened statutory period for reply origing than three months after the mailing date	of the fee. The appropris nally set in the final Office e of the final rejection, e	ate extension fee be action; or (2) as ven if timely filed,			
<ol> <li>The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed w</li> </ol>	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	s of the date of appeal. Since			
AMENDMENTS  3. The proposed amendment(s) filed after a final rejection, to	out prior to the date of filing a brief,	will <u>not</u> be entered be	cause			
<ul> <li>(a) ☐ They raise new issues that would require further core</li> <li>(b) ☐ They raise the issue of new matter (see NOTE below)</li> </ul>		E below);				
(c) They are not deemed to place the application in bet appeal; and/or		lucing or simplifying t	ne issues for			
(d) ☐ They present additional claims without canceling a	corresponding number of finally reje	ected claims.				
NOTE: (See 37 CFR 1.116 and 41.33(a)).  4. The amendments are not in compliance with 37 CFR 1.12	Od Con attacked Nation of Nam Co.		DTOL 204)			
<ul> <li>5. Applicant's reply has overcome the following rejection(s):</li> </ul>		ripliant Amendment (	PTOL-324).			
<ol> <li>Newly proposed or amended claim(s) would be all non-allowable claim(s).</li> </ol>	owable if submitted in a separate, t	imely filed amendmer	nt canceling the			
7. For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is prov. The status of the claim(s) is (or will be) as follows: Claim(s) allowed:		be entered and an e	xplanation of			
Claim(s) objected to: Claim(s) rejected:						
Claim(s) withdrawn from consideration: AFFIDAVIT OR OTHER EVIDENCE						
The affidavit or other evidence filed after a final action, bu because applicant failed to provide a showing of good and was not earlier presented. See 37 CFR 1.116(e).						
<ol> <li>The affidavit or other evidence filed after the date of filing entered because the affidavit or other evidence failed to o showing a good and sufficient reasons why it is necessary</li> </ol>	vercome all rejections under appea	l and/or appellant fail:	s to provide a			
<ol> <li>The affidavit or other evidence is entered. An explanation REQUEST FOR RECONSIDERATION/OTHER</li> </ol>	n of the status of the claims after er	ntry is below or attach	ed.			
The request for reconsideration has been considered bu <u>See Continuation Sheet</u>		condition for allowan	ce because:			
12. Note the attached Information <i>Disclosure Statement</i> (s). (13. Other:	PTO/SB/08) Paper No(s).					
	/Hetul Patel/ Patent Examiner Art Unit: 2186					

Continuation of 11, does NOT place the application in condition for allowance because:

As to the remark, Applicant asserted that with regards to independent claim 1:

- (a) Jaggar, either alone or in combination with Miller, fails to show, teach, or suggest a plurality of address encoders, a respective one of the plurality of address encoders for each of the input ports, each of the address encoders to provide an encoded address for accessing one of the memory locations.
- (b) Applicants respectfully disagree with Examiner and submit that duplicating the encoder, without also modifying the encoder and the bus structure of Jaggar, would not improve performance. Instead of one common encoder that converts all address eand processor modes to encoded addresses, multiple encoders would be converting all address and processor modes to encoded addresses and communicating the encoded addresses over the same common bus. The resulting unnecessary redundancy and increased traffic would not increase the performance of Jaggar. Accordingly, Applicants respectfully submit that Jaggar teaches away from simply duplicating the same common address encoder.
- (c) Applicants respectfully note that the cited portions of Miller fail to disclose a respective one of the plutarilaty of address encoders for each of the input ports. In other words, Applicants' claim limitation requires that each input port has its own address encoders (alm limitation requires that each input ports at seven address encoders). For example, FIG. 2A of Miller discloses two entry address encoders 102 and 123 and a register stack 110. The register stack 110 includes 32 registers and corresponding input ports. Applicants respectfully note that both of the address encoders 102 and 123 communicate with all 32 registers via the same address buses 218 and 220. Accordingly, this structure is not analogous to a respective one of a plurality of address encoders 102 and 123 communicate with all 32 registers via the same address buses 218 and 220. Accordingly, this structure is not analogous to a respective one of a plurality of address encoders for each of the input ports.

Examiner respectfully traverses Applicant's remark for the following reasons:

With respect to (a), Examiner maintains that Jaggar, either alone or in combination with Miller, teaches and/or suggests the claimed limitations for the reasons described in responses to (b) and (c) below.

With respect to (b), Examiner would like to point out to Applicant that as described in the previous rejection(s), the (common) address encoder in Jaggar is the combination of 12-20 in Fig. 8. Simply by duplicating these 12-20 components from the common place where currently it is in Jaggar to both input ports (i.e. the input from the read buffer 8 and the input from the internal bus 4 in Fig. 8), it will meet the claimed limitation. By doing so, it will not result in unnecessary redundancy and increased bus traffic because both input ports will have different encoded address inputsed to access different recisiest.

With respect to (c), Examiner would like to point out to Applicant that in Miller, there are two input ports (218 and 220 in Fig. 2A), each having an address encoder (i.e. 102 and 123, respectively, in Fig. 2A). Each of the plurality of address encoders provide an encoded address for accessing one of the memory locations (i.e. each of 102 and 123 provide address for addressing/accessing at least one of the 32 registers 212 shown in Fig. 2A). Hence, the Miller reference does teach the limitation of a respective one of a plurality of address encoders for each of the input pots as claims of the control of the potential of the potential of the control of the potential of the control of the c